Click here for EDACafe
Search:
Click here for Hewlett Packard
  Home | EDA Weekly | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  |
  Free 50MB Email | Submit Material | Universities | Books & Courses | Events | Membership | Advertise | VirtualDACafe.com | EDAVision | PCBCafe
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
 Email:  
SynTest
Gidel
Multisim 7
 EDACafe 

Cadence Cuts Matsushita's Verification Runtime to Minutes; Incisive Hardware Speeds Simulation by 1,000 Times



SAN JOSE, Calif.--(BUSINESS WIRE)--July 15, 2003--Cadence Design Systems, Inc. (NYSE:CDN) today announced its Incisive(TM) acceleration powered by Palladium(TM) has enabled Matsushita Electric Industrial Co. Ltd. to save critical design time and significantly enhance design quality for its complex, nanometer-scale designs. Using the platform's simulation acceleration capabilities, Matsushita increased its verification performance by 1,000 times, reducing verification test time from six weeks to 50 minutes. Leveraging this productivity boost, Matsushita was able to run many more tests, resulting in significantly faster time to market for its consumer electronics applications.

According to Masanobu Mizuno, manager at Matsushita's Advanced LSI Design Technology Development Coordination Group, "Cadence Palladium with its multi-user capability and short turnaround time provided the methodology that enabled us to move easily from simulation to simulation acceleration. Using the Cadence verification platform to verify our large-scale media processor resulted in a reduction of our overall verification time and improved our design quality. Palladium compile time is 10 times faster compared to the previous-generation CoBALT accelerator, and run-time performance was improved."

Faster Verification, Better Design Quality

"For the past decade, design teams have consistently reported that functional verification is their biggest design problem -- one that routinely consumes more than half of their time, energy and resources," said Christopher Tice, senior vice president and general manager, Verification Acceleration group at Cadence. "Matsushita faced this problem in addition to the challenge of verifying massive digital designs with embedded software. Phenomenal verification speed and efficiency are required to address these issues. The Cadence Incisive verification platform, with its unified methodology and single-kernel architecture, is the only platform that enables Acceleration-on-Demand and a smooth migration from simulation to acceleration and emulation."

Palladium Acceleration and Emulation within Incisive Platform

Palladium provides Acceleration-on-Demand within the Cadence Incisive verification platform. Incisive is the first single-kernel verification platform for nanometer-scale designs that supports a unified verification methodology for the embedded software, control, datapath, and analog/mixed-signal/RF design domains. Its unified methodology helps reduce testbench development time, verification runtime and debug time, and can compress overall verification time by up to 50 percent. The platform provides native support for Verilog(R), VHDL, SystemC, the SystemC Verification Library, property specification language PSL/Sugar, algorithm development and Analog/Mixed-Signal. It includes a unique combination of high-performance capabilities: an extensive transaction-level environment; fast, unified test generation; and Acceleration-on-Demand.

Palladium, used within the Incisive platform or as a stand-alone accelerator/emulator, offers unsurpassed speed and performance with its massively parallel architecture. Users can share the total capacity of the system, simultaneously and independently accelerating their portions of the design up to and, in some cases, exceeding 100x simulation performance. Palladium's in-circuit emulation mode supports full system verification by incorporating peripherals, embedded processors, multiple ASICs, embedded software, and real-world data. Palladium delivers up to 10,000 times faster simulation performance in emulation mode or when regression testing with an embedded testbench. This level of performance enables the ultimate goal of SoC verification -- comprehensive application-level software testing.

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,200 employees and 2002 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products and services are available at www.cadence.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks, and Incisive and Palladium are trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

CONTACT: Cadence Design Systems
             Sarah Miller, 978-262-6221
             sarahm@cadence.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
http://www.mentor.com/dft/
http://www.mentor.com/fpga/
Subscribe to these free industry magazines!


Click here for Internet Business Systems Copyright 2003, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  PCBCafe